Jovin (Joe) Basil Roy – Director of Engineering (DfT) 2018-02-19T12:19:32+00:00

Jovin (Joe) Basil Roy

karthik-nagappan-webJovin (Joe) Basil Roy holds Bachelors in Electronics & Communication Engineering and a Master of Technology in Microwave & Television Engineering with an all-round experience in VLSI including RTL, Simulation, Linting, Synthesis, DFT, Formal verification and STA spanning over the period of 18+ years.

He began his career as a Scientist in Electronics and RADAR Development Establishment, DRDO, India’s premier R&D organization and progressed towards Engineering Management. He has a combination of product development and services experience, having worked for companies like Wipro Technologies, TATA Elxsi, GDA Technologies (acquired by L&T Infotech), SMSC acquired by Microchip, Lantiq and Intel Technologies. His system level knowledge and ASIC testing helped to improve the yield and test practices with discipline. He has mentored and built teams to deliver outstanding quality in stringent timelines and challenging environment. He supported many products in different technology nodes wafers & dies split lot characterization and optimized the ATE patterns for better silicon yield. His strong customer focus and wide range of technical expertise has helped deliver solutions to various customers around the globe.

Jovin’s focus at T&VS is to buildand manage the DFT business unit, building a Training Platform and In House Training Flow for DFT Practice.  He will also participates in technical discussions with customers and brings in his technical excellence with a quality deliverables.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.