Somanatha Shetty, Solutions Architect (USA & India) 2018-02-19T12:10:50+00:00

Somanatha Shetty

somanatha_pic-1Somanatha Shetty has a Bachelor’s degree in Engineering with specialization in Electrical and Electronics Engineering from Kuvempu University, Karnataka, India. He started his career writing application programs for Microcontroller based designs and he was introduced to the world of VLSI Design at SAMTEL where he was designing FPGA’s for their LCD based Display Systems.

He had to own the complete FPGA activities from specification to validation and confirmation of all features supported. This enabled him to understand the end to end Product development flow. His working experience at eInfochips exposed him to the ASIC Design Services Industry and also the Telecom Vertical where he played a key role in the development of SPI4.2 IP. While at GDA Technologies he worked with Customers like Fujitsu, Samsung, QCOM and IDT on various aspects of VLSI Services like RTL Design, FPGA Development, ASIC Implementation, Virtual Prototyping and RTL Verification. He also played the role of Project Leader at GDA where he played the role of mentoring junior engineers and also owning responsibility for all the technical deliverables.

He is a key member of T&VS Technical and Delivery team and performs the role of a Solutions Architect for all Key Customer Engagements related to the following regions USA, Europe and India. He has supported Customers like Avago, LGE, Micron, ST-Micro, Ericson etc. He has successfully built teams for the offshore programs and has handled end to end delivery management. He has worked on projects related to Advanced Memory Susbsytem, CPU and Cache Verification, Performance Modeling, Memory Integration and Implementation for 20nm Technology Libraries. Currently he is leading a team of 25 Engineers for large Offshore Program.


The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.