Sunil Kakkar, General Manager & Chief Technologist, USA 2015-03-12T07:08:23+00:00

sunilSunil has a Masters in Computer Science from the University Of Illinois, a B Tech from IIT Kanpur and has been passionately working in the area of design verification for the past 25 years. He has several years of experience with top chip design and verification companies like IBM, Freescale and Qualcomm, in senior technical leadership and Chief Technologist positions and a track record of delivering first fully functional silicons that have been commercial successes. His strengths lie in strategizing and implementing pragmatic and design appropriate verification environments and test benches that amalgamate traditional functional verification and evolutionary formal verification techniques to assure an on schedule, successful first tape out in the form of a fully functional silicon.

In this role at T&VS, his goal is to ensure that our clients will have a local technical solutions architect to interface with, in detail, on a daily basis. He is also responsible for ramping up a local team of experienced design verification engineers who are proficient in verification methodologies and tools.

E-Mail: [email protected]

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.