Suresh Babu, Solutions Architect (APAC) 2018-02-19T12:20:08+00:00

Suresh Babu


Suresh Babu has a Bachelor’s degree in Engineering with specialization in Instrumentation and Control Engineering from Madurai Kamaraj University, India. He started his career building hardware prototypes containing 16 bit microcontrollers and realized RTL designs of IEEE papers and concepts published in the IEEE Magazines into mini FPGA’s for Educational and Training purposes. These formed the formative years for a solid foundation in Hardware Concepts. This enabled him to easily adapt into the roles of aVerification Engineer at GDA Technologies and where he flourished to become a Project Lead leading small teams to verify IP, Subsystem and SoC’s containing complex protocols like USB, PCIe and High Speed Memory Interfaces. During his GDA he has also seen the evolution of different methodologies like eRM and OVM and applying them successfully on client projects.

He is a key member of T&VS Technical and Delivery team and performs the role of a Solutions Architect for all Key Customer Engagements related to the APAC Region (Korea and Japan). He also plays a key role in defining the T&VS VIP Architecture and overseeing the VIP program within T&VS. Currently he is leading a large team and performing Verification of an Advanced Memory Subsystem for a handset application manufacturing OEM and he has architected the complete flow from Specification to Signoff. He also leads the EDA Productivity Tools BU where he has played an important role in defining the requirements of the productivity tool (asureRAL, asureRUN, asureCode) and guiding the team to complete it. He has overall industry experience of 16 Years and also his articles have been published in Mentor Graphics Technical Publications.

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.