DVCON USA Tutorial: Requirements Driven Test and Verification

Metrics are often effective in giving a project manager a good idea of the progress of the design as well as managing resources. Simply tracking the number of bugs found and the proportion of the code covered can provide a guide to the maturity of the code, as well as where test resources are best deployed as the project progresses. But it is worth remembering that a falling bug count does not necessarily mean there are fewer bugs left to find – just that tests are no longer finding them. It is possible that a showstopper bug still lurks. But metrics alone cannot target that bug.

This is why we need to think again about what is being measured. The number of bugs removed is not the reason why a product will work or fail in the field. The question is whether the product hits its design targets. You need a way to test the design against the targets. That is where the requirements driven verification and test (RDVT) methodology provides the missing link between metrics and the project’s real aims.

2015DVCon_united_states_hi_resTVS has presented on this topic in the past but will be presenting again at DVCon in Silicon Valley on March 2nd as part of the tutorial: Next Generation Design and Verification Today.

2015-02-15T13:46:45+00:00 15th February, 2015|Active Event|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.