Applied Crypto Security Engineer – JobCode: SECTEU120218_02 2018-02-12T08:24:40+00:00

Job Description:

  • Identify key security research and development topics in the field of applied cryptography, based on technologies trends analysis, standard analysis, and requirements from product lines
  • Research and develop important technologies and deliver technical reports, proof of concept, prototype, common build blocks, methodologies or implementation guidelines
  • Support integration of security components and industrial products.

 Requirements:

  • Master’s Degree in Computer Science (or other domain-related disciplines) is required, PhD is preferred
  • With at least 3+ years of experience in software R&D, security research or security product development
  • Sufficient understanding of specific security technologies
  • Experience and knowledge in cloud /IoT/ network function
  • Experience in software design
  • C/C++ programming experience in industrial products
  • Fluent written and spoken English is required
  • Excellent engineering problem solving skill, communication skill, team-work spirit and independent working capabilities are required
  • Experience in application of cryptography or Go (programming language) is a plus
  • A strong publication record in related field (cryptography, network security, software engineering) is a plus
  • Must be eligible to work in the European Union to be considered for this position

Location :  Europe

Package:  Highly competitive to match experience and capability

How To Apply: Send your CV to [email protected]

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.