Analog Design 2017-08-11T10:18:15+00:00

Job Code: HWDIND_06

Job Description : 

  • Design and development of Analog or Mixed signal macros in cutting edge process technologies: mostly in 16nm
  • Various phases of Analog design: transistor level design, circuit simulation, parasitic extraction, post layout simulations and layouts.
  • Design and integration of analog/mixed-signal circuits such as PLLs, DLLs, SERDES, Data Converters, high-speed interface circuits.
  • Most of the work will be on very high-speed design: 10 – 100 Gbps.


  • Responsibilities will include block level ownership of design, unit level verification, design reviews.
  • Hands-on design and/or layout of a block would be required.
  • Responsible for on time delivery and quality of deliverable.
  • Plans and schedules his work within team to meet project milestones.
  • Ensures compliance with all checks at each stage of the design flow.
  • Active involvement in problem solving and implementing opportunities for improvement.
  • Mentoring/coaching other design team members on technical issues.
  • Work with multiple sites in a team environment particularly with offices in the US/Canada

Prior Experience Requirements: 

  • Experience in the design of analog circuits for high-speed communication (10Gbs and above) preferred
  • Understand the design of analog blocks used in PHY chips for high-speed communications: equalizer, PLL, CDR, high-speed DAC, ADC.
  • Experience with high frequency designs.
  • Good communication skills and the ability and desire to work as a team.
  • Detail oriented with strong written and verbal communication.
  • Knowledge/Experience of top-level SoC design a plus
  • Experience with 28nm and finer geometries highly desirable
  • Noncompromisable Requirements Expert in Analog circuit design and analysis
  • Hands-on experience designing high-speed analog blocks

Experience Level : 4-12 years of hands-on design experience

Location: Bangalore


  • Highly competitive to match experience and capability

How To Apply: Send your CV with Job Code to [email protected]

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.