Analog Validation – Semiconductor – JobCode: HWDIND120418_55 2018-04-12T13:57:45+00:00


Job Title:

Analog Validation – Semiconductor

Job Code:


Job Description

  • Required Basic Qualification (Minimum B.Tech (Electronics/Telecommunication) or equivalent) & Skills:
  • Strong understanding of electrical circuit analysis, design, and test fundamentals
  • Automation of Analog Characterization Setups using Labview and Test Stand.
  • Strong Debug and problem solving skills
  • Bring up of Silicon & Analog Validation Platforms like Analog Board for new ASIC/SoC design.
  • Highly motivated, energetic individuals to take up bench characterization challenges on stand-alone /automated bench setup.
  • Knowledge of C is must.
  • Strong leadership and planning skills to plan and deliver timely results for lead positions.

Additional Preferred Qualifications:

  • Expertise in using test & measurement equipment used in Analog Validation (High Speed DSA, Programmable Voltage/Current Sources and Measurement equipment’s, AWG, Spectrum Analyzer, Audio precision etc)
  • Expertise with PVT characterization of Analog IPs ADC, DAC,PLL,USB,VREG, OSC,DDR, LOW POWER and IO PADs.
  • Good debugging exposure and root cause analysis for new analog designs.
  • Knowledge for Multilayer Board design, testing, integration and Signal Integrity issues.
  • Some understanding of differential signaling, transmission line theory.
  • Experience with LabVIEW and Test Stand automation software
  • 5-10 year(s) of working experience in the related field is required for this position.


  • 4-11 years


  • Noida


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.