Design Verification Engineer – JobCode: HWVUSA020518_17 2018-05-14T06:41:06+00:00

Careers

Job Title:

Design Verification Engineer

Job Code:

HWVUSA020518_17

Job Description

  • BSEE/MSEE and experience in Verification and/or Design including the following
  • Hardware Verification Languages including System Verilog, Scripting Test Benches, OVM/UVM Methodologies and System Verilog Assertions.
  • Digital Design and HDL’s such as Verilog, VHDL and System Verilog.
  • Scripting Languages such as Perl/tcl/Python/Gmake.
  • Verification of SoC’s with CPU, DSP or Micro-Controller Cores.
  • Simulation Tools such as Simvision and Verdi.
  • C++ with the ability to understand Reference Models.
  • Solid understanding of Object Oriented Programming (OOP) Principles.

Additional Preferred Qualifications:

  • Understanding of Bus Architectures (AXI or similar), Baseband/RFIC Interfaces, Network-on-Chip, various CPU/DSP Architectures, Multi-Domain Clocking and Power Management.
  • Experience in developing and maintaining UPF Files for Power Analysis.
  • Verification of Mixed-Signal IP’s such as PLL’s and LDO’s.
  • Understanding of Pre-Silicon Emulation for a Multi-Million Gate Count SoC.
  • Experience with tools like Palladium/Zebu.

Location

  • Santa Clara, CA

Experience

  • 5+ years ( Entry level do not apply )

Package

  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

All Opportunities

View all Career Opportunities

Share this Job

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.