DSP Validation Engineer – JobCode: HWDIND150318_46 2018-03-15T10:59:25+00:00


Job Title:

DSP Validation Engineer

Job Code:


Job Description

This role will be a key team member in the DSP tile pre-silicon validation team. The job function requires good coding skills, proficiency in signal processing algorithms, familiarity with vector processor array. Experience with CNN/DNN is a plus.

Required Skills & Knowledge

  • Extensive experience on DSP processor validation and benchmarking
  • Strong C++ coding skills
  • Pointers, data structure
  • SIMD vector processor arch
  • VLIW Instruction Set Architecture
  • Filter design, transforms

Basic Job Deliverable:

Map multiple test engines to the DSP Pre-Silicon Validation platform

  • Create validation test cases for covering all functional features of the DSP processor
  • Create performance test cases involving single and multi-core processor arrays
  • Port to post-Silicon test cases


  • 8+ years


  • Hyderabad


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.