Functional Safety Verification engineer 2017-03-10T10:15:56+00:00

RESPONSIBILITIES:

  • Safety Analyses development for Safety related Xilinx products (FMEA, FMEDA, DFA, FTA)
  • Drive and support engineering activities according to ISO26262 standards during products concept and development phases.
  • Work cross-functionally with SoC design groups, software development, and system design to ensure system, software, silicon, and IP compliance to the functional safety standards and requirements.
  • Support tool adoption to facilitate implementation of ISO26262 compliant processes.
  • Promote safety culture and guide roll out of ISO26262
  • Support internal/external ISO26262 process/product audits.

MINIMUM REQUIREMENTS:

  • BE+ in EE/ECE/CS or related/relevant engineering discipline.
  • knowledge of ISO26262 functional safety methodology and standard,
  • Past hands-on experience in implementing functional safety processes across complete system engineering lifecycle for ADAS systems.
  • Hands on experience with tools that support Safety Engineering lifecycle

Experience: 4+ Years

Location: Hyderabad

Package:

  • Highly competitive to match experience and capability

How To Apply: Send your CV to [email protected]

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.