HBM/DDR, HDMI/Display port protcol 2017-08-11T10:05:36+00:00

Job Code: HWVIND030817_11

Job Description:

  • Experience on EMIR analysis for multiple modes, including; static and dynamic with/without functional vectors
  • To have expertise in understanding and debugging EMIR issues in a block level.
  • Power analysis for the blocks.
  • Experience on Floor-planning, Place & route, power and clock distribution, pin placement.
  • In-depth knowledge on industry leading tools like Redhawk, Olympus/ICC2, Primetime, and Calibre
  • Knowledge of package modeling, package and chip level analysis is added advantage
  • Good understanding of Physical design verification using Calibre.
  • Knowledge of Synthesis and DFT is added advantage.
  • Prior experience with 16nm or finer geometries is a plus.
  • Proficient use of tcl/Perl
  • Must have good communication skills and self-driven individual.

Basic Job Deliverable:

  • EMIR analysis/debug
  • Block level P&R closure and sign-off.

Qualification: B.E/M.Tech

Experience: 4 to 6 Years

Location:  Hyderabad


  • Highly competitive to match experience and capability

How To Apply: Send your CV with Job Code to [email protected]

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.