IP/SoC Verification 2018-02-01T19:40:32+00:00


Job Title:

IP/SoC Verification

Job Code:


Job Description

  • Expert in IP/SOC Verification – UVM based Verification Methodologies.
  • Develop block-level/SOC  test plans based on the design/architectural specs.
  • Expert in UVM based Verification Methodologies and capable of build IP/SOC verification environment, testbench and Test sequences from scratch.
  • Run simulations & regressions, debug test failures to identify test case issues & RTL design issues.
  • Earlier experience with State-machine based architectures verification. (FSM Control logic and not CPU based)
  • Self-driven and capable for independent work and independent decision making.
  • Knowledge in verifying IPs Serial Standard interfaces, Memory controllers
  • Exposure to Low-power design, System Security considered as added advantage
  • Hands on verification experience on complex multi clock domain blocks
  • Expert in design & verification languages such as VHDL, Verilog, C and System Verilog.
  • Expert in Formal and Metrics driven verification methodologies
  • Experience in pre-silicon FPGA platform based verification
  • Knowledge in scripting tools like Perl and Python


  • Bangalore


  • 5+ Years


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.