LTE L2 Development – JobCode: SWTIND010318_30 2018-03-01T10:42:33+00:00

Careers

Job Title:

LTE L2 Development

Job Code:

SWTIND010318_30

Job Description

We are looking for candidates with in-depth working experience and tasks comprising in-depth analysis, implementation and support LTE Layer 2.

Required Skills & Knowledge

  • LTE System Level Knowledge and ability to understand and appreciate role and interaction of components in overall context of the system.
  • Thorough understanding of and prior experience in architecting and designing Multi realtime threaded systems.
  • Knowledge of LTE MAC, RLC and PDCP Layers. Exposure to L1 interface and high level knowledge of L1 Procedures is important.
  • Knowledge of RRC, S1AP and RRM would be beneficial.
  • Good knowledge of UNIX and Clear case will be an advantage
  • Good Knowledge of IP Networking.
  • Good programming Skill.
  • Knowledge of LTE Mac Scheduler.
  • Any exposure to Aricent Protocol Stack is an advantage.

Essential Duties & Responsibilities

  • Contribute to sustenance of the software by means of handling queries, RCA for field issues, defect analysis, debug & fix in areas related to LTE L2 Layer
  • Work with development engineering, test and support engineers to develop the solutions for customer issues
  • Support the manager/PLM/release lead with design estimates & schedules for new enhancements
  • Provide technical guidance and own troubleshooting tasks related to system level issues.

Education

  • Bachelors in CS/ECE/EEE

Experience

  • 7 to 12 years

No of Positions

  • 2 (Immediate)

Location

  • Bangalore

Package

  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.