Post Silicon Validation Engineer – JobCode: HWDIND080318_43 2018-03-14T06:10:49+00:00

Careers

Job Title:

Post Silicon Validation Engineer

Job Code:

HWDIND080318_43

Job Description

  • Bachelor or Master Degree, with more than 5 to 10 years’ experience in embedded system development

  • Good experience in C & Either Perl or Python scripting language. Usage of IDE environments for ARM and INTEL Platforms.should have good programming experience in C

  • Good knowledge on Microprocessor internals and working of SOC peripherals (Timers, Interrupts, Clock modules, Cache, Memory Controllers)

  • Experience in writing device driver in Linux or Bare metal code for any of the SOC peripherals. (i.e. USB, SD, EMMC, Camera, PCIE, Ethernet, SDIO, AUdio, Video, SPI, MIPI, SIM Card controller, I2C, I2S, UART, NAND flash controller, DDR1/2/3 controller, Power management…)

  • LTE Protocol Validation, Modem Validation, Modem Firmware Validation

  • Experience in testing & validation of SOC peripherals.

  • Solid hands on expertise in using test equipment used in validation (Logic Analyzers, High Speed Oscilloscope, signal generators, Protocol Analyzers, Spectrum Analyzer for measurement and debugging issues / Network Analyzer)

Location

  • Bangalore

Experience

  • 5 to 10 Years

Open Positions

  • 20

Package

  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.