PreSilicon and PostSilicon Validation Test Content Development 2017-08-09T09:52:42+00:00

Job Code: HWDUSA060717_17

Job Overview:

  • The Validation team works closely with architects, designers, verification engineers, software engineers, and customers.
  • The team is currently seeking candidates specifically in SOC validation and integration in presilicon emulation and postsilicon regression, PVT test areas.
  • Technical disciplines, languages and methodologies included in this team are: Validation
    content development, test, and debug HW & SW debug Embedded programming, driver development and test

Minimum Qualifications:

  • With at least 4 years of SW/FW development experience. Skillset Experienced
    in Low Level software development in Assembly or C.
  • Knowledge of SOC architecture and in depth knowledge of at least one sub system (DDR, CPU, Power Management, Clocks, etc.)
  • Firmware and driver development experience Test contents development for
    CPU, DDR, Power, and Performance Kernel experience okay.
  • Software/Hardware Debug skills ARMV8 knowledge and experience

Preferred Qualifications:

  • Candidates with the following experiences are preferred: Silicon bringup and functional validation Using lab equipment Basic debug skills to isolate issues between HW & SW, modules, and devices Knowledge of PVT, TCU, Fmax, Vmin, etc

Education: Required: Required: Bachelor’s, Computer Science and/or Electrical Engineering Preferred: Master’s, Computer Science and/or Electrical Engineering

Job Status: Full Time

Work Location: California – San Diego


  • Highly competitive to match experience and capability

How To Apply: Send your CV with Job Code to [email protected]

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.