RF SOC validation Engineer – HWDIND161117_30 2018-02-01T17:26:46+00:00

Careers

Job Title:

RF SOC Validation Engineer

Job Code:

HWDIND161117_30

Job Description

  • In this role, candidate will be part of a performance lab characterization and validation of RF SoC.

Key Qualifications

  • Typically requires a minimum of 4-7 years’ experience in RF/Communications test development, debug, and reporting.
  • Strong RF background and familiarity with RF-systems fundamentals.
  • Working knowledge of RF test equipment (network analyzer, spectrum analyzer, vector signal analyzer, vector signal generator, OBT’s etc.).
  • Expertise in test and script development (Python, PERL, TCL).
  • Good  knowledge of wireless technologies like – Wifi, BT, 4G,3G
  • Working knowledge of RF, and general wireless systems measurements (i.e. IP3, NF, ACPR, phase noise, lock time, etc.).
  • Good written and verbal communication skills.

Description

  • Bench test, debug, and characterization of RF SoC including transmitters, receivers, PLL, power amplifiers, ADC/DAC, crystal oscillators, and PMU.
  • RF system characterization measuring EVM, phase noise, sensitivity, DeSense, Regulatory and other radio parameters.
  • Debug of chip level or board level issues.
  • Set-up and maintenance of lab test environment.
  • Development and execution of scripts, i.e. Python, to automate RF testing.
  • Generation of RF design/verification/test report.
  • Interface with RF systems and integration teams, test interface methodology and programming sequence, and RF calibration programming.

Location

  • Bangalore

Package

  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.