RTL Design Engineer – JobCode: HWDIND050418_53 2018-04-11T07:19:58+00:00


Job Title:

RTL Design Engineer

Job Code:


Job Description

  • Working experience in block/subsystem/SOC integration
  • Experience in designing and RTL coding using Verilog /System Verilog/VHDL.
  • Experience in Equivalence checks
  • Design QC using lint/CDC/DFT
  • Compile , elaboration and simulations for QC. Experience with VCS, Verdi, and Spyglass.
  • Understanding of SoC Architectures, Peripherals, Buses/Interconnects and Power Management.
  • Understanding of Bus Architectures (AXI/AHB), NOC (Network-on-Chip ) and ARM CPU Architectures.
  • Experience in writing functional design doc and/or functional specifications.
  • Experience in synthesis using Synopsys Design Compiler ( DC) and developing timing constraints ( SDC) and Timing analysis.
  • Experience in developing/understanding of ECOs
  • Working experience in teams with collaboration of effort between Verification, Physical Design and DFT Additional Qualifications (preferred)
  • Understanding of DFT Methodologies, Formal Verification Tools and Physical Design.
  • Experience in RTL integration tools like Magillem is added advantage.
  • Working experience in the following fields o RAM memory controller o PHYs o Interconnect bus architecture •
  • High speed serial protocols like PCIe, USB, Unipro, etc
  • Familiarity with scripting languages likes Perl, Phython
  • Team player, can-do attitude is desirable.


  • 4+ – 10 years

Open Positions

  • 5


  • Bangalore


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.