Senior ASIC Validation Lead – JobCode: HWDSWE_05042018_01 2018-04-05T16:42:23+00:00


Job Title:

Senior ASIC Validation Lead

Job Code:


Job Description

  • As an ASIC validation leader you will be the E2E responsible within radio design to ensure the new digital ASICs performance and introduction.
  • You will lead high performing teams to plan and perform advanced tests and to analyze the results.
  • You will be working with state of the art designs leading skilled designers from different disciplines.
  • You will work in an international environment in close cooperation with other design sites across the world.
  • Good understanding of DFT concepts and flows, test structures and test techniques
  • DFT implementation using DC/RC, Tessent/Tmax, SMS/Mentor memory BIST, Mentor B-scan
  • Expertise in ATPG tools and coverage analysis, ATPG Pattern Simulation & Retarget (Zero Delay & SDF)
  • Implementation of DFT specification for blocks, independently handle IP verification
  • Good exposure to Synthesis & STA tool. Assist STA team in timing closure for DFT modes
  • Good scripting skills (TCL/Perl)

Job Responsibilities:

  • Responsible for driving the validation specification with all involved stakeholders.
  • Responsible to lead the execution of the validation/integration plans together with the design teams.
  • Be a vital part of the radio core team, plan and follow up activities according to project plan.
  • In close cooperation with the target projects plan how to introduce new ASICs into new platform products.
  • Lead the cross-functional validation team and execute according to project/validation plan.
  • Be a part of a global governance and support other design sites with needed knowledge in the area.


  • 6+ years


  • Sweden


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.