Senior DFT Verification Engineer 2017-08-11T10:18:40+00:00

Job Code: HWVIND_06

Job Description:

The Silicon development team is looking for a senior DFT verification contractor in Xilinx India, for the verification of next generation MPSOC FPGAs.

Responsibilities include the following:

  • Work with DFT and design teams and contribute to DFT verification of next generation MPSOC FPGAs
  • Expertise in writing test benches (Verilog, system Verilog) and tests for different DFT architectures
  • Hands on verification experience with – Memory BIST, Memory Repair, SCAN, Logic BIST and Boundary SCAN
  • Verification knowledge for IJTAG, PLL, Ring-Oscillator etc would be desirable
  • Ability to independently handle complete verification of DFT architectures at Full-Chip level with minimal support
  • Good debugging skills with Gate-level Simulation both with and without timing for big designs
  • Low-power, Multi-power domain design understanding
  • Be responsible for a comprehensive verification plan and drive the implementation of verification test cases from applications and other source

Basic Job Deliverable: Test writing, debugging and test bench support for Full chip DFT architecture verification

Qualification:

  • Masters in Electrical or Computer Engineering
  • Strong experience in HDL, DFT verification, and general computational logic design/verification concepts
  • Expertise in Verilog/System Verilog, C/SystemVerilog, scripting languages like Perl/Python, etc.
  • Excellent written and verbal communication skills
  • Excellent interpersonal skills, self-motivated

Experience: 10+ years in functional verification

Location: Hyderabad

Package:

  • Highly competitive to match experience and capability

How To Apply: Send your CV with Job Code to [email protected]

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.