Senior Embedded Verification & Validation Engineer/Lead – SWTIND13122017_21 2018-02-01T17:16:12+00:00

Careers

Job Title:

Senior Embedded Verification & Validation Engineer

Job Code:

SWTIND13122017_21

Technical Skills Required (Mandatory)

  • Excellent Programming skills in C
  • Experience of C#/C++ and OOPS Concepts
  • Good in Data Structures and Pointers
  • Defining test specifications at system or integration level
  • Handling of Embedded development platforms like Simulator, Emulator or FPGA
  • Experience on test automation and continuous integration
  • Knowledge of NFC, SmartCards, MIFARE, JavaCard, SIM Cards, EMVCo any one is fine.

Qualification & Experience

  • ME/M.Tech or BE/B.Tech in electrical engineering, electronics or computer science
  • 3-10 years of Test experience in Embedded Systems

Location

  • Bangalore

Experience

  • 3-10 Years

No. of Positions

  • 3

Package

  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.