Senior Power Electronics Designer 2016-07-13T07:07:01+00:00

Job Description:

 Key Words: Power Electronics Engineer, Digital Control, DSP, FPGA, CPLD

About the position

We are currently looking for a Senior Power Electronics Designer with strong knowledge on DSP/CPLD/FPGA programming to our Engineering Competence Centre to take on the challenge within Power Electronics with completely Digital control. The work will be done in very close cooperation with our design teams in Kista and in China.

In this position you will be responsible for design of converters in the field of power electronics with special focus on Digital control. The work includes analysis and experimental work in our lab environment.

Essential Skills required

  • We expect more than 2 years experiences on Power Electronics Design including Digital controller CPLD /DSP/FPGA programming.
  • We are also searching for persons with deep understanding of development of algorithms and of simulations.
  • An experience from various CPU families is very much appreciated, especially from Texas instruments.
  • The candidate should have solid experience of SMPS magnetic material selection and design and verification for mass production.
  • We would prefer if the candidate has the ability to analyze the overall unit cost and its reliability and also possesses knowledge of lighting protection and grounding design in the power area.
  • We also expect the candidate to have a sincere interest of novel power techniques and development trends.
  • We require PhD degree in electrical engineering with mention on power electronics or equivalent background

Experience: 4+ Years

Location: Bangalore, India.

How To Apply

Send your CV to [email protected]

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.