Senior Verification Engineer / Project Lead – AMS Modelling 2014-04-17T14:25:27+00:00

Experience

  • 10+ years of experience in AMS modelling /  Analog Design and AMS modelling

Education

  • B.E in Electronics / Electrical Engineering
  • M.Tech or PhD in Micro-electronics an advantage

Skillset

Must Have

  • Strong industry experience with AMS modelling languages Verlog AMS or VHDL AMS is a must.
  • Good understanding of Advanced/Behavoiral modelling techniques for Analog cells in a Mixed Signal Design. (E.g. Real values modelling, wreal).
  • Develop models for at various  levels of abstraction  for Mixed Signal SoC Verification flow.
  • Good understanding of fundamentals of Analog concepts with experience in verifying complex Analog circuits.
  • Mixed Signal Spice Netlist simulation.
  • Exposure to scripting langauges.

Nice to have

  • Knowledge of Analog/Mixed Signal design concpets and exposure Analog/Mixed Signal design is an advantage.
  • Knowledge of e, Specman / System Verilog concepts is  an advantage.
  • Knowledge of Methodology based verification (eRM/UVM) is desirable.
  • Knowledge of SOC verification concepts, Digital design concepts.

Job Description

  • Responsibilities include developing AMS models with schematic entry or design document as reference. Should be independent in understanding design and developing models.
  • Develop Advanced models for Analog cells
  • Models for use in digital simulator with digital modules.
  • Models for use transistor level simulators.
  • Understanding of Analog circuits with only schematic entry as reference with little inputs from designer.
  • Identify potential System issues and develop model to be able to simulate design  accordingly.
  • Verify AMS models before delviery to digital and analog SOC verification teams.
  • Mixed Signal Spice netlist and/or RTL simulation.

How To Apply

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.