Senior Verification Engineer / Project Lead – SystemC modeling with TLM2.0 2014-04-17T14:25:27+00:00

Skillset

Must have

  •  Strong experience and deep knowledge with C++, SystemCand TLM2.0
  •  Strong experience in use of SystemC for modelling and/or verification
  •  Experience using simulation and synthesis tools from Cadence, Mentor, or Synopsys
  •  Excellent written and verbal communication skills
  •  A desire to lead high quality technical training courses.

Nice to have

  • Strong experience and deep knowledge with one or more of the following languages:     SystemVerilog, e, Vera, C, C++
  • Strong digital hardware design and verification skills using VHDL or Verilog
  • Strong experience and deep knowledge with one or more of the following methodologies: UVM, OVM, eRM, VMM
  • Experience with one or more of the following languages: Tcl, Perl, Unix scripting
  • Experience in a customer‐facing role such as training, consultancy, or application engineering

Experience

Must have

  • 3 – 12  Years Of Experience
  • Performing feature extraction from a specification
  • Coverage closure
  • Experience in Specman and eRM

Nice to have

  • Experience in SOC  Block Level Verification

Job Description

Responsibilities

  • Develop Verification Plan and Verification Architecture
  • Develop Tests and Testbench
  • Implement Functional Coverage Points
  • Achieve 100% Functional Coverage
  • Develop Verification Plan Documentation and Capture Results of Execution

How To Apply

Send your CV to [email protected]

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.