Senior Verification Engineer 2018-02-01T19:24:36+00:00


Job Title:

Senior Verification Engineer

Job Code:


Job Description

  • Will be working with a team of design and verification engineers and play an important role in the verification of a next generation DSP architecture in Silicon
  • Work with Architecture, design and software teams to create block and subsystem level verification testplans and develop testcases for verifying next generation multi-core DSP processors
  • Play a key role in verifying the performance of the architecture and design
  • Create testbenches, testplans and testcases starting from the architecture/ implementation specification, and work with architecture, design, verification and software teams to ensure micro-architecture and design is fully verified/validated across multiple platforms
  • Debug failures in simulation / emulation of the design on multiple platforms and assist in identifying / obtaining and verifying design changes


  • Bachelors or Masters (preferred) in electrical or computer engineering
  • 7+ years of experience in the area of DSP/vector processors, SIMD/GPU/CPU, etc.
  • Experience in verification of one or more of the following: multi-core processors including SIMD, Vector processors, floating point, etc.
  • Experience in SoC verification a plus
  • Ability to debug failures in RTL and environment on different verification platforms
  • Good understanding of compilers and tools for DSP processors preferred
  • Strong analytical problem solving, and attention to details
  • Strong experience HDL, verification, and general computational logic design/verification concepts
  • Expertise in Verilog/System Verilog, C/C++/SystemC, UVM, Scripting languages like Perl/Python, etc.
  • Excellent written and verbal communication skills
  • Excellent interpersonal skills, self-motivated


  • 7+ Years


  • Hyderabad


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.