Silicon Validation Engineer – JobCode: HWDIND020118_36 2018-04-23T14:12:39+00:00

Careers

Job Title:

Silicon Validation Engineer

Job Code:

HWDIND020118_36

Job Overview

  • Verification & Validation team is currently looking for self-motivated engineers who will perform ARM or DSP based SOC Pre-Si and Post Si validation including system level validation and debug.
  • The ideal candidate should leverage his knowledge and experience to provide leadership, technical guidance, and execution of silicon validation of ARM or DSP based multiple SOC projects and platforms

Minimum Qualifications

  • Candidate should have 3-10 years of related experience in SoC pre/post silicon validation.
  • ARM based System-On-Chip Pre-Silicon emulation and Post-Silicon ASIC Validation experience related to board bring up and debug.
  • Perform system level validation and debug Debug experience with Lauterbach Trace32 environment.
  • Test equipment like Logic analyzer, Oscilloscope and Protocol analyzers.
  • Embedded software development of low level hardware drivers in C language.
  • Working experience related to one or more of the following is required.
  • ARM/DSP Processors/USB/PCIE, Ethernet

Preferred Qualifications

  • Familiarity with FPGA prototyping/Verification is a Plus.
  • DSP processor architecture knowledge, Firmware is plus.

Educational Requirements Required

  • Bachelor’s, Electrical Engineering Preferred: Master’s, Electrical Engineering

Location

  • Chennai

Experience

  • 3-10 Years

Package

  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.