SoC Multimedia Validation and Debug Engineer 2018-03-12T08:05:33+00:00


Job Title:

SoC Multimedia Validation and Debug Engineer

Job Code:


Job Overview

  • Candidate will support the multimedia verification/validation team in verifying & validating multimedia HW designs in SOC by running software applications at OS level, and at HW core level.
  • Validation engineer will work closely with SW, HW, DV, Systems on test development, regressions (presi/emulation and postsi), PVT, TCU, automation, power measurements, Vmin, Fmax.
  • In addition, candidate will require extensive debug skills to root cause failures, such as development of driver level software written in C, assembly, knowledge of scripting languages, such as Perl and Python, and some familiarity with lab equipment, such as logic analyzers and oscilloscopes.
  • Knowledge of MIPI specs, Android OS and Software development is a plus. Ability to interface with various internal groups using effective communication skills.

Minimum Qualifications

  • Candidate will have min 5 years of experience working in SoC multimedia emulation and/or postSi validation, debugging lowlevel SW/HW issues, driver development, usage of the JTAG tools, understanding of power measurements; must be skilled in (embedded) C.
  • Skills: C / C++ , embedded, Unix/Linux, SoC, Validation, Debug, device drivers, shell scripting, Perl, Python.

Preferred Qualifications

  • Logic analyzer, Oscilloscope, Android OS, Camera operation, Image Processing/Compression, MIPI electrical & Protocol Spec. knowledge; Effective communication skills


  • Required: Bachelor’s, Computer Engineering and/or Electrical Engineering and/or Vlsi & Embedded Systems Preferred: Master’s, Computer Engineering and/or Electrical Engineering and/or Vlsi & Embedded Systems or equivalent experience

Job Status

  • Full Time

Work Location

  • California – San Diego


  • Highly competitive to match experience and capability


We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

All Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.