SoC and System Validation Engineer – JobCode: HWDIND080218_40 2018-03-19T09:07:14+00:00


Job Title:

SoC and System Validation Engineer

Job Code:


Job Description

  • 4-8 years’ experience in the industry with relevant experience in the area of VLSI/ASIC design, verification, validation and customer support
  • Experience in silicon validation of Power Management Subsystem, including power control digital state machines, Voltage Regulators/buck converters (internal and external), LDOs and related digital/analog circuits.
  • Experience in estimating, characterizing and measuring power consumption of digital clusters (CPU, Memory, IOs, etc).
  • Familiarity with power topologies and existing PMIC/power solutions
  • Exposure to power measurement automation (scripts, equipment) is a plus.
  • Exposure to IP modules/SoC subsystems/Interfaces such as Timer, Clock, Reset, Microcontroller, CAN, SPI, LIN, UART etc.
  • Experience in silicon validation of digital logic/blocks, using functional and requirements based validation methodologies
  • Familiarity with Pre-Si verification methodology, Post-Si validation concepts, Validation/Test plans & reports, post-Si validation environment and test writing/debug Experience in Perl / Python / Shell scripting and languages such as C, Assembly, etc. is a must
  • Experience in using lab equipments such as Oscilloscopes, Protocol Analyzers/Exercisers, Mid-bus Probes, Logic Analyzers, JTAG based Debuggers etc.
  • Working knowledge of UNIX, Windows and embedded operating system
  • Candidates should have strong written and verbal communication skills
  • Exposure to test development on system simulators and emulators is an advantage


  • Bangalore


  • 4 to 8 years


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.