STA Engineer – JobCode: HWDIND120418_57 2018-04-12T13:56:18+00:00


Job Title:

STA Engineer

Job Code:


Job Description

As the Synthesis/STA Engineer of the MPSoC design team in Hyderabad, you’ll be responsible for owning the synthesis and timing closure for multiple complex blocks.

Essential Duties, Competencies & Responsibilities include, but not limited to:

  • Hands on ownership of Synthesis / Constraints / STA / ECO flow
  • Expert in running Block level and Chip level STA in MCMM, DMSA environments
  • Must have worked on multiple timing closure and constraint development
  • Well versed with AOCV, POCV, Noise fixing methodologies
  • Must have worked on ECO implementation cycles – functional, timing
  • Interacting with RTL/PD/DFT teams to resolve all implementation issues
  • Participate in design reviews and design closure discussions
  • Develop or enhance scripts for various design closure activities

Job Requirements

  • Good understanding of complete physical design flow.
  • Must have gone through multiple tapeout cycles, revisions and ECOs
  • Expertise with Synthesis, STA tools (like DC, Primetime) is a must
  • Strong scripting skills using Perl, TCL, C-shell, Make and/or other scripting languages.
  • Timing characterization and post silicon timing correlation experience a plus.
  • Experience/ project work on critical path simulation, clock path simulation (jitter/duty cycle) with Spice a plus
  • Experience with CDC, Constraint verification, lint checks is a plus
  • Strong verbal and written communication skills.


  • 3-10 Years

Open Positions

  • 1


  • Hyderabad


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.