Structural Design Engineer
- Responsible for ASIC physical layout from RTL to GDS.
- Experienced with Synthesis with Synopsys Design Compiler, APR with Synopsys ICC2, Static timing analysis with Synopsys Primetime, IR drop and EM check with Apache Redhawk
- 3+ Years
- Highly competitive to match experience and capability