System C, Sweden 2015-01-07T08:22:48+00:00

Job description

  •  The customer develops advanced telecom systems with high data rates.
  •  You will working with among the most advanced and complex ASIC’s in the world  in 28 nm.
  •  You will be working in a team of several ASIC developers.

Competence/Experience – (Must have)

  • Long Experience of ASIC modelling in SystemC and TLM2.0
  • Long Experience of working with complex ASIC development with several DSP’s, CPU’s and high speed links
  • Understand key architectural components of hardware platform
  • Experience of design i VHDL
  • Fluent in English (verbal and writing)

Competence/Experience – (Nice to have)

  • Long Experience of ASIC modelling in SystemC and TLM of complex ASIC’s with high speed interfaces or high speed meomory controllers or digital filters
  • Long Experience of developing Golden model for hardware functional verification
  • Long Experience of working Transaction-level memory-mapped bus modeling
  • Long Experience C/C++ programming
  • Fluent in Swedish (verbal and writing) Assignment info
  • Location: Stockholm onsite
  • Assignment start: ASAP
  • Assignment duration: initially 6 months, with high possibility for extension

How To Apply

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.