Verification Engineer – USA

Job Description:

  • 4+ years experience required.
  • SystemVerilog and UVM coverage
  • VCS Verdi
  • Advanced Processor Lab, CAD Tool Infrastrucutre

Location: Mountain View, California

Experience: 4+ years

Package

  • Highly competitive to match experience and capability