Verification Engineers 2016-05-04T07:17:11+00:00

Test and Verification Solutions (T&VS) has a world-wide reputation for delivering expert verification services to both tier 1 customers and start-ups and we are now looking to recruit multiple verification engineers to help with our expansion in the UK.

We will accept applications for both contract and permanent roles.

The successful candidates will be working at TVS client sites verifying complex designs using state-of-the-art verification techniques and tools.

Required Skills and Experience:

  • Good experience of verification on a variety of IP and SoC’s
  • Good experience in performing feature extraction on a specification and deriving a verification plan
  • Good knowledge of System Verilog and extensive experience of applying it
  • Good knowledge of UVM and extensive experience of applying it
  • Can demonstrate experience of building complete IP SV/UVM-compliant test benches from scratch
  • Can demonstrate experience of metric-based verification and coverage closure

Responsibilities

  • You will be responsible for a performing verification under the guidance of a given verification strategy

Location and Package
This is an excellent opportunity to join a world-class verification company.  The remuneration package will reflect this.

  • Location: Bristol based, UK
  • Hours: 40-45 hours per week
  • Duration: 1-Year
  • Start: ASAP
  • Package: Highly competitive to match expertise and experience

How To Apply

  • To apply please send your CV to Mike Bartley ) stating your nationality and ability to work in the UK.
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.