Constrained Random Verification of Cyber Physical Software 2018-03-01T14:59:42+00:00

Case Study

Constrained Random Verification of Cyber Physical Software

About the Customer

Under an InnovateUK grant, T&VS has partnered with Thales Group UK to research into application of Constrained Random Verification of a simulation of their maritime Cyber Physical Software.

Thales UK are global leaders in Aerospace, Defence, Security and Transportation technology services and solutions. They are known for research, development and manufacturing in different segments.

Scope of Work

To integrate Advanced Hardware Verification techniques (constrained random, functional coverage and automated checks using assertions) with a MOOS based maritime software simulation of the Thales maritime Cyber Physical Software.

T&VS Solution

T&VS integrated our libraries for Advanced Hardware Verification Techniques (see here for details) with the MOOS simulator to generate different constrained random scenarios (such as speed, direction, kind of vehicles, navigational pattern, drag, collision, etc)for other maritime objects co-existing in the MOOS simulation with the Thales software under test.

T&VS used Functional Coverage and assertions (again using T&VS libraries) to understand what scenarios were actually tested and to check the software under test was behaving as expected.

Customer Benefits

Automated extensible test framework that can execute multiple constrained random tests in parallel without any human interaction that is able to test the increased test input space for Cyber Physical Software.

Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.