Improving IP quality using SystemC-based UVM 2018-03-01T17:37:57+00:00

Case Study

Improving IP quality using SystemC-based UVM

BluwirelessWhen T&VS client BluWireless first approached T&VS with a requirement to verify their SystemC design it was quickly agreed that the best approach would be to deploy a SystemC test bench. This was quickly followed by a decision to be UVM-compliant with a TLM2.0 interface.

The first Infrastructure developed was the T&VS C++ class library (named TVM) equivalent to the UVM class library.Constraint based random verification was then enabled through the use of an external randomization library called CRAVE. A Functional Coverage Library was also developed to enable Coverage Driven Verification (CDV). This library can be used either with TVM or individually on C++ based environments.

  • “Our main objective was to improve the quality of our outgoing IP. After discussions with verification experts T&VS, we agreed to start coverage driven constrained random verification of our key IP blocks. T&VS enabled this through development of a UVM environment in SystemC”. Ray McConnell, CTO of BluWireless.

The functional coverage report is generated in xml format (using the “Tiny xml” library add-on). This format is compatible with the T&VS asureSIGN to enable a Requirements Driven Verification strategy.

  • “T&VS has a well-defined verification strategy based on the IP requirements, feature extraction and a UVM test bench, supported by asureSIGNTM . The infrastructure developed has enabled this approach to be applied to BluWireless SystemC designs in a license free environment.” Mike Bartley, CEO of T&VS.

The infrastructure was developed by T&VS engineers in India and early results of applying the methodology have been encouraging. High rates have been achieved quickly for both functional and code coverage (the latter enabled by freely available gcov and lcov). Bugs have also been discovered and shared through Bugzilla where they are also tracked to resolution.

  • “Working with T&VS has enabled us to improve the quality of our outgoing IP through advanced verification techniques. Moreover, we have seen significant cost reduction through a license-free environment and offshore execution which is key for a start-up. Communication has not been an issue especially with regular progress meeting with a UK-based export. Ray McConnell added.

The Client Benefits

  • A license free verification environment.
  • Advanced verification techniques deployed based on T&VS Requirements Driven Verification strategy with a UVM compliant SystemC test bench.
  • Demonstrable improved IP quality through metrics such as functional and code coverage, and bug discovery rates.
Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.