Software Testing of Cyber Physical Systems 2018-03-01T14:57:35+00:00

Case Study

Software Testing of Cyber Physical Systems

About the Customer

  • InnovateUK runs competitions around research topics that are important to UK industry.
  • T&VS won a project to research into better methods for testing software that controls Cyber Physical Systems
  • University of Bristol is a partner in the project to research the application of formal methods to the test generation for Cyber Physical Systems
  • End partners in the project are ThalesDyson and SCISYS– they are all developing Cyber Physical Systems for maritime, automotive and robotic applications.

Scope of work

  • Application of Advanced Hardware Verification Techniques (constrained random, functional coverage and automated checks using assertions) to software testing.

T&VS Solution

  • T&VS is using our libraries for applying Advanced Hardware Verification Techniques to SystemC designs (see here for details).
  • These are freely available to others wanting to apply Advanced Hardware Verification Techniques to software testing.

Customer Benefits

  • Innovate UK has gained valuable insights into how tools and services can be brought to market for software testing of Cyber Physical Systems.
  • The end partners have found new techniques for the software testing of Cyber Physical Systems.

Additional Project Resources

Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.