Telecom Silicon Validation 2018-03-01T15:05:23+00:00

Case Study

Telecom Silicon Validation inc. FPGA prototyping

Project Overview

The customer is a leader in telecommunication products and services.

Scope of Project

Validation is a quality assurance process to establish a high degree of assurance that a product, service, or system accomplishes its intended requirements.

  • The aim was to exercise the design to check that it is fit for purpose and that it meets end user requirements.
  • Validation was performed on an FPGA based prototype prior to tape-out before final validation when the actual silicon became available.

The T&VS Technical Solution

T&VS developed test cases suitable for running both on the FPGA prototype and the silicon. The tests were targeted at both functional and structural verification:

  • The functional test cases and test suites developed by T&VS covered every aspect of the design to check if it fit for purpose and find bugs which will report to the customer.
  • In the area of structural test data, the focus was on test suites for achieving the user specified structural code coverage targets for the given embedded system C / C++ code.

T&VS also created automated scripts to run all the test cases and generate a pass/fail result.

The customer selected T&VS because of the capability to debug, root cause the problem and provide solutions at earliest opportunity.

The Delivery Model

The customer discussed the requirements and expected date of delivery with T&VS. The requirements were then captured by T&VS and agreed with the customer. T&VS agreed a project plan with the customer which included detailed explanation of the functional and code coverage targets.

The project was executed in four phases with deliverables reviewed at the end of each phase.

  • The first phase covered the requirements preparation, selection of the target prototyping platform and preparation of test plan which covered both bring up and functional tests.
  • The second phase began with the validation of the FPGA prototype according to the test plan. Each block in the design was tested and each test failure was root-caused to identify the bug and provide a solution.
  • The third phase involved direct validation on the first silicon according to test plan. Regression validation, functional validation, and structural validation was performed in this phase. Power measurements, calibration, different voltage / current range experiments was also performed
  • The fourth phase covered code optimization, code clean up and static analysis all of which was reviewed and signed off with the customer.

A T&VS offshore manager was assigned to manage the T&VS resources, allocates the work and provide regular status reports to the customer. This provided the customer with a single point of contact.

The Results

The deliverables were provided as per the projected delivery date with all of the requirements covered. 100% functional coverage was achieved. The user guide and test plan documents were shared with the customer.

The Client Benefits

  • 100% functional coverage closure within the scheduled date.
  • Blended T&VS model allowed the customer to meet the strict budget guidelines.
Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.