T&VS helps leading smartphone manufacturer verify MIPI MPHY Analog IP 2018-03-01T16:28:43+00:00

Case Study

Helping a leading smartphone manufacturer verify MIPI MPHY Analog IP

About the Customer

The customer is a leader in the smartphone market. Other segments include home appliances, home entertainment and consumer electronics.

Background
The scope of the activity was to model a MIPI MPHY analog IP using Verilog-AMS with wreal and to verify the model using a UVM-MS based testbench environment. The verification of the MPHY model is performed as follows.

  1. Verification is performed first for the standalone analog MPHY model.

  2. Verification is the performed for the analog MPHY model with the client digital MPHY IP to verify the integration and the functions of the combined analog and digital block.

AMSimg

The T&VS Technical Solution

For model development, the client provided T&VS with the design specification, schematics and implementation details for each sub-block of the analog MPHY IP design.

For verification, T&VS took scenario descriptions, test input vectors and output waveforms from a number of client spice simulations. T&VS ported these to the UVM test bench and then compared the UVM results with the reference results. Additionally, T&VS extracted features from the specifications and converted these to directed and constrained random test cases.

The Delivery Model

T&VS executed the project using a phased delivery plan with a “blended” team split between onsite and offshore. The T&VS technical lead shared his time between onsite with the client and offshore leading the T&VS engineers. An offshore project manager performed the planning, reporting, risk management and resource allocation. The client therefore had single technical and management points of contact. The blend of onsite and offshore resources also ensured a cost-effective solution.

The project was executed in three phases with deliverables reviewed at the end of each phase. In the first phase, the spice simulations were analysed and a feature extraction performed to generate a functional coverage proposal. The offshore team also started the analog MPHY IP modelling using Verilog-AMS and building the verification environment using UVM-MS. The phase-1 was signed-off by reviewing the feature extraction, functional coverage document, testbench architecture document, implementation of 50% Verilog-AMS model and bring-up test cases on the model. For Phase-2 signoff, T&VS completed the fully functional Verilog-AMS model and verification completed with 70% functional coverage. For Phase-3, T&VS achieved 100% functional and code coverage closure.

The Results

Within three months, T&VS was able to complete the model and achieve 100% functional coverage. T&VS provided regular detailed functional coverage reports and results from checks between the Spice and behavioural model simulations. As part of the T&VS verification process, a detailed VIP user guide and test plan document was shared with the customer.

The Client Benefits

  • 100% functional coverage closure within three months
  • Blended T&VS model allowed the client to meet strict budget guidelines
  • Delivery model tailored to meet customer sign-off requirements
Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.