T&VS helps Pactron verify complex FPGA design2018-03-01T16:04:02+00:00

Case Study

T&VS Helps Pactron Verify Complex FPGA Design

pactronPactron HJPC is a leading provider of board level solutions to the semiconductor industry. Based on a qualification of T&VS’ well-proven verification capabilities, Pactron chose T&VS as the partner for the verification of a complex FPGA design for a financial application.

T&VS created a detailed verification plan listing out the strategy for feature list extraction, test bench specification, verification plan development and functional and code coverage. Once the plan was ratified by the customer, T&VS developed a System Verilog based Bus Functional Model (BFM). In addition, the verification environment was designed to support Interrupt generator BFM with constrained enumeration support for interrupt selection.

T&VS set up a team of 5 people within a week of RFP and was able to achieve the target of 100% functional coverage within just 2 months. T&VS’ verification strategy helped Pactron achieve cost savings of nearly 40% on functional verification.

  • “T&VS was able to put together a team of qualified verification engineers in short time frame and reused a lot of its existing verification collaterals to cut the overall development time by 30% .”Ram Chandrashekar, Technical Manager at Pactron
  • “We are very pleased with T&VS’ services and wouldn’t think twice about recommending T&VS to any of our customers.” Ghuru Kumaravelu, Engineering Manager at Pactron

www.pactroninc.com

Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch