T&VS helps Pactron verify complex FPGA design 2018-03-01T16:04:02+00:00

Case Study

T&VS Helps Pactron Verify Complex FPGA Design

pactronPactron HJPC is a leading provider of board level solutions to the semiconductor industry. Based on a qualification of T&VS’ well-proven verification capabilities, Pactron chose T&VS as the partner for the verification of a complex FPGA design for a financial application.

T&VS created a detailed verification plan listing out the strategy for feature list extraction, test bench specification, verification plan development and functional and code coverage. Once the plan was ratified by the customer, T&VS developed a System Verilog based Bus Functional Model (BFM). In addition, the verification environment was designed to support Interrupt generator BFM with constrained enumeration support for interrupt selection.

T&VS set up a team of 5 people within a week of RFP and was able to achieve the target of 100% functional coverage within just 2 months. T&VS’ verification strategy helped Pactron achieve cost savings of nearly 40% on functional verification.

  • “T&VS was able to put together a team of qualified verification engineers in short time frame and reused a lot of its existing verification collaterals to cut the overall development time by 30% .”Ram Chandrashekar, Technical Manager at Pactron
  • “We are very pleased with T&VS’ services and wouldn’t think twice about recommending T&VS to any of our customers.” Ghuru Kumaravelu, Engineering Manager at Pactron

www.pactroninc.com

Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.