Category Archives: SystemC

DVCon Europe 2017 & Accellera’s SystemC Evolution Day. 16-18 October, Munich Germany.

The Design and Verification Conference (DVCon) Europe is the leading European event covering the application of languages, tools and intellectual property for the design and verification of electronic systems and integrated circuits and is sponsored by Accellera Systems Initiative.

Mike Bartley
Founder & CEO, TVS

As a member of the DVCon Europe Technical Steering Committee I’m delighted to share some details of this year’s event, which includes the 2nd edition of Accellera’s “SystemC Evolution Day”.  This spinoff from DVCon Europe will take place on the 18th October at the Technical University of Munich.

DVCon Europe At-A-Glance

Highlights of the DVCon program include Keynotes on Monday from Mr. Horst Symanzik from Bosch Sensortech “Consumer MEMS Products: Quality rather than Commodity” and Mr. Berthold Hellenthal from Audi on Tuesday about “Driving Virtual Prototyping of Automotive Electronics.”

There are Panels on “The Best Tools for Driving Safety and Security in Automotive Applications” and “Intelligent Automation: How to Decide What to and What not to Automate?

For the first time, DVCon Europe will also feature a 5G special interest session, with industry experts from Intel, Nokia and Rohde&Schwarz, who will provide insights on the path to 5G, highlight Spectrum opportunities and challenges, and offer also a Test & Measurement perspective for the emerging next generation of cellular communication.

The DVCon keynotes, papers, presentations and panels unite the practical application of state-of-the-art design and verification techniques, applied to a broad mixture of different domains. Primary areas of this year’s program include System Level, Virtual Prototyping, Advanced Verification with UVM and Formal, Design for Functional Safety, IP Reuse, Mixed-Signal and Low Power Techniques.

SystemC Evolution Day 2017

The SystemC Evolution Day is a full-day technical workshop on the evolution of SystemC standards to advance the SystemC ecosystem. This is the second event after a successful first edition in May 2016.  In several in-depth sessions, current and future standardization topics around SystemC will be discussed in order to accelerate their progress for Accellera and IEEE standard’s inclusion.

  • Wednesday, October 18, 2017
  • Technical University of Munich
  • FREE to Attend (Registration Required)
  • Additional Information

 

T&VS Highlights Its Free Tooling Software at DAC 2016

53dac_logo_home
The Design Automation Conference (DAC) is recognized as the premier conference for the design and automation of electronic systems and at this year’s event T&VS will be highlighting the range of Free tools we offer to help our customers deliver efficient test and verification. These include:

  • asureRAL: High performance, portable utility to generate System Verilog or Specman output register files from xls, xlsx, xml or csv files containing register details. more
  • asureRUN: Provides an efficient way to manage and automate test case runs and generate reports from the Mentor (Questa) and Cadence simulation platforms. more
  • systemc-logoSystemC UVM libraries: This freely available SystemC UVM library from T&VS closely mimics UVM but gives users a license free UVM-based verification environment. more

T&VS at DAC

If you are attending DAC 2016 (5-9 June | Austin TX) it would be great to meet up.  Please stop by and see one of our three presentation sessions, poster, panel discussion or at our booth on the D&R stand.  For full details of our sessions and booth please visit the T&VS @ DAC page.


Is SystemC Broken?

It is said that everything in EDA takes 10 years to become adopted. SystemC is more than 15 years old and remains on the horizon. How broken is it?

The industry thought it had found the answer with SystemC, but even though that language is now well over ten years old, it has not seen the necessary amounts of investment or adoption and few of its problems have been solved.

Will SystemC even get its act together? That was the focus of a panel at DVCon this year, and while many of the panelists were eager to see its problems resolved, none of them seemed to know the right path forward.

Read more.

Experience the DVContinuum

Experience the DVContinuum :
Oliver Bell, Intel Mobile Communications, Germany

What’s the DVContinuum?

For more than 25 years, DVCon is the premier conference to discuss challenges and achievements for Functional Design and Verification of Electronic Systems and Integrated Circuits. The DVContinuum includes the well-established DVCon United States in March, augmented with DVCon India in September and DVCon Europe in November(Munich, Nov 11- 12, 2015). For each region, DVCon provides a well-chosen mixture of technical paper sessions, tutorials, key notes, posters and exhibits.

Sponsored by Accellera Systems Initiative, DVCon attendees get access to the latest information on various Accellera Standards and its application for system-level design, modelling and verification (including UVM, SystemC, SystemVerilog, IP-XACT and many more). The topics include system-level virtual prototyping, IP reuse, design automation, mixed-signal design, low power design and verification. Facilitating DVCon not only in the US but also in Asia and Europe allow networking and discussions in a much broader audience and expand DVCon’s value to wider community than those only who have the opportunity to travel to the US.

The DVContinuum Anno 2015 – a Historic Perspective 

As DVCon attendee, you will hear a lot about “shift left” and early verification of complex systems. This is not a new concept at all, even it may look like today. A very epic example for a historic shift left had been called out by John F Kennedy in May 1961: “I believe that this nation should commit itself to achieving the goal, before this decade is out, of landing a man on the moon and returning him safely to the earth.” At that time, the required technologies and procedures for a moon landing did not even exist.
For a successful moon mission, not only the actual rocket science engineering but thorough and early verification, continuous learning by the teams and stress testing using system simulation vehicles were key factors.

Looking deeper into the story of the successful Apollo 11 landing on July20, 1969, we get very interesting insights on the importance of the right verification. As the lunar module Eagle made its landing approach to the moon, in short distance to the surface,among other related ones a computer alert 1202 was raised.

Steve Bales, the computer expert in Gene Kranz’s Mission Control team, was able to analyze the alert 1202 quickly as an “Executive overflow” alarm. This simply meant that the computer was in trouble completing its work in the available cycle time. So the right GO for landing decision was made, and no ABORT with maybe fatal consequences. Because exactly this test case was simulated upfront the Apollo 11 mission, Steve Bales was able to correctly analyze this alert so fast. Just two weeks prior to the Apollo 11 launch, simulation supervisor Dick Koos had thrown in a series of program alarms (including the 1202) during the integrated simulations for the stress testing of the flight controllers and the Apollo11 crew’s reaction. During this massive testing, the team had failed with the wrong ABORT decision– two weeks later this simulation experience became real and helped Mission Control for the right decision and supported a successful moon landing.

As you may see from this historical example, the DVContinuum addresses the ever increasing complexity, which was well mastered 50 years ago, and exemplifies the importance for our IC industry. Understanding this DVContinuum is vital to meet the requirements and to address the complexity of the “Systems of Systems” verification.Smarter abstraction techniques, automation, stimuli techniques and above all the creativity of Verification Engineers to create the appropriate simulation models in a very efficient way, will help to continuously shift the limits of verification.
If you are interested to experience the DVContinuum yourself, join us at DVCon Europe and see great examples of yesterday’s, today’s and tomorrow’s systems.Looking forward to meeting you in Munich!

If you like to share your experience with the DVContinuum, submit your paper:  DVCon Europe deadlines are May11th for your draft paper and June 1st for your Tutorial submission.

Find out more about DVCon , DVCon Europe , DVCon India

SoC Debugging just got a Speed Boost

I am always keen to see ways to improve debug. For many years now my personal experience has suggested this to be the biggest drain on our precious verification resources. This experience is increasingly backed by surveys such as those commissioned by Mentor and the one referred to in this paper by Cadence which suggests it takes 50% of verification effort.

Engineers at Cadence have come up with a new methodology to quickly find bugs using a Root Cause Analysis (RCA) technology.This totally new debugging platform, named Indago, and it has three apps that may be used either stand-alone or concurrently based on what you are looking for:

  • Indago Debug Analyzer App – multi language testbench debug (SystemVerilog, e, SystemC), reverse debug, UVM debug, macro debug
  • Indago Embedded SW Debug App – for embedded SW/HW integration debugging
  • Indago Protocol Debug App – works with Cadence Verification IP (ARM AMBA AXI and ACE, DDR4)

Expected users of Indago include SW engineers, HW design engineers and verification engineers.

Read more.

Freely available UVM SystemC library

TVS has developed a SystemC library to enable UVM verification to be performed using SystemC rather than System Verilog. This is being used by BluWireless – see here . TVS will be at DVCon Silicon Valley during March 2nd to March 5th – visit our booth if you want to find out more.

You might also be interested in the European Project “VERDI” which provides Universal Verification Methodology (UVM) in SystemC to Accellera Systems Initiative as new industry standard proposal.

SystemC-based UVM verification infrastructure

BluWireless designs use SystemC and so it was a natural choice to also select SystemC for the test bench language. However, they also wanted to follow current industry best practise with a UVM-compliant verification strategy. In this talk at Verification Futures Andy Lunnessof BluWireless will outline the development of a SystemC testbench that is UVM compliant with a TLM 2.0 interface

Verification Futures, held on February 5th in Reading and online, is a unique free one day conference, exhibition and industry networking event organised by TVS to discuss the challenges faced in hardware verification. The event gives the opportunity for end users to define their current and future verification challenges and collaborate with the vendors to create solutions.

Register here.

DVClub Europe – Performance Modelling using SystemC & TLM 2.0

Join Venkatesh Vasudevan of  TVS at DVClub Europe on Monday, 8 September 2014, where he will present on using Approximately Timed (AT) Modelling for Performance Modelling of Designs. Venkatesh will explain the concepts and how they have been applied to performance modelling of System-on-Chip (SoC) blocks including LPDDR4 Memory Controller, AXI4 bus etc.  Custom phases have been introduced where applicable and the TLM 2.0 Generic Payload is used as much as possible.

You can reserve your place at one of our venues in Bristol, Grenoble and Sophia.  If you are unable to attend the DVClub in person, why not join by Remote Access.