Conferences & Events 2017-05-10T07:23:20+00:00

Test and Verification Solutions organise and host several conferences and events each year dedicated to the hardware and software sectors.  Register for our next event and review our past conferences by following the links below and register for the associated Newsletters:

Upcoming Events:

For the latest news on future and recent events please visit our:

Application Security

T&VS organises events and conferences to help keep you informed on application security.
Find out more

DVClub

The DVClub is a special interest group that aims to have fun whilst helping to build the verification community through quarterly educational and networking events.  DVClub currently has chapters in Austin, Bangalore, Boston, Bristol, Cambridge, Dallas, Delhi, Eindhoven, Grenoble, RTP, Shanghai, Silicon Valley, Sophia Antipolis and Toronto. Find DVClub events in Europe, India or China.

Formal Verification Conferences

The Formal Verification Conferences bring EDA vendors together with Verification Managers and Engineers to discuss experiences of using formal verification, solutions, roadmaps, models and flows to improve the industrial application in the near and long term.
Find out more

Intelligent Testing Conference

The Intelligent Testing Conference focuses on improving the effective and efficiency of software testing.
Find out more

The Multicore Challenge Conference

The Multicore Challenge Conference considers the challenges and opportunities in building products based on multiple cores – from embedded products such as mobile phones to high performance computer clusters.
Find out more

Verification Futures

The Verification Futures conferences bring professions together from user and EDA companies to discuss and solve complex verification challenges and takes place in Europe and India.
Find out more

Requirements Webinar

Serrie Chapman of T&VS hosted two webinars where she discussed a new Requirements Engineering tool that has demonstrated significant savings in both the effort and time taken to prove requirements have been implemented by automating the linking of requirements to test plans to test results.
Find out more

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.