Dag Arne Braend (Senior Director Atmel MCU Tools, Atmel) 2014-07-22T11:06:17+00:00

Title:  Use of microcontroller simulator models in Atmel Studio – and how to make them.

Abstract:  This presentation focuses on how use microcontroller simulator models as a part of the development process for new products, what requirements this places on the models and how to make and integrated them into the development environment.

Biography:

Born in Trondheim Norway 1960 and attached M.Sc. EE, NTH, Trondheim Norway 1984.

Worked at the department of Physical electronics NTH 1985-1986 as a research assistant

Worket at Universty Hosiptal in Trondheim 1986 with Quality Control of electro medical equipment.

Worked for Metron (Norwegian start-up company later sold to Fluke) developing microcontroller based safety analyzers for medical use 1986-1991

Worked for the Konsgberg group as a project manager 1991-1999 mainly focusing on subsea navigation equipment and oceanographic monitoring

Worked for Oceanor developing the core CPU / OS platform for oceanographic buoys 1999-2000

2000 – present worked as the Director for Atmels MCU Tools Development, including Atmel Studio, programmers, debuggers & referenced designs.  Also responsible for Manufacturing and Logistics.

Click here to download the presentation slides.

Video of the presentation

 

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.