Maksim Jenihhin (Senior Research Fellow, Tallinn University of Technology, Estonia) 2014-07-22T11:06:30+00:00

Title:  zamiaCAD: Shall we dance?

Abstract:  This talk will give an overview of an open-source framework zamiaCAD for hardware design and debug which is based on an open and highly scalable model.
In recent years software development discipline has made significant advances in the area of program code entry, navigation, analysis and debug which resulted in powerful integrated development environments, e.g. the open-source Eclipse IDE. The existing hardware development environments are lacking this progress and remain awkward. The situation is even worse in the open-source tools domain. At the same time, RTL still remains today the primary abstraction level for hardware design entry and the state-of-the-art design flows need to cope with designs of enormous size.

zamiaCAD addresses the above mentioned issues and makes hardware design fun. The core features of the framework are: pleasant-to-use design entry, efficient design exploration, scalable front-end, free simulator, debug infrastructure and community support. It can serve as a base for academic research environments and as a practical aid at industry. The presentation will include demos of zamiaCAD application for verification and debug tasks.

Biography:  Maksim Jenihhin is a senior research fellow at Tallinn University of Technology, ESTONIA.  He received his PhD degree from the same university in 2008. His primary research interests include hardware functional verification and debug as well as manufacturing testing topics and EDA methodologies.  He has co-authored 60 journal and conference papers, supervises 4 PhD students, received the IBM Faculty Award 2011/2012, acts as a PC member for a number of IEEE conferences and journals.

Click here to download the presentation slides.

Video of the presentation

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.