Malathi Chikkanna, AMD 2015-01-06T14:26:27+00:00


Name:Malathi Chikkanna
Designation:Member of Technical Staff
Title:UVM – Simplify through Reuse

With ever growing complexity of the chips, it is important to create a scalable and configurable verification environment which enables plug and play. Further, UVM is vast and open framework resulting in inconsistent and non-standard solutions to similar problems.
This presentation discusses some of best practices to use UVM in developing a reusable environment.

Currently working in AMD as the verification lead. 14 years of global experience working with leading firms such as IBM, Wipro, and Agere systems. Experience in RTL Design and Verification of ASICs, FPGAs in the field of Hard Disk Controller(HDC), PCI, ARM based protocols, SDRAM Controller, DDR Memory Controller. Has facilitated and delivered several VLSI Corporate training in the areas of SystemVerilog, UVM, OVM Methodologies.


View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.