Rambabu Maddali, Audience Communication 2014-09-25T06:33:13+00:00


Name:Rambabu Maddali
Designation:Engineering Manager, Audience Communication
Title:Challenges and Traps in UVM adoption

This presentation will highlight System Verilog based Constrained Random Verification methodologies and also motivations for moving to UVM from existing Verilog based verification environments and the challenges/benefits of the migration process.

Rambabu Maddali has 12+ years of experience in Verification and Validation currently associated with Audience Communications, leading the team for verification and design. He started off his career at Texas Instruments, where he was responsible for system level scenarios validation using Emulation Platform. Later he joined Infineon Technologies where he worked majorly at top level and sub-system level Verification and Silicon Validation of the mobile platforms and subsequently Lantiq Communications, where he worked on Wire line products, verification using Constrained Random Verification methodology and integrating the SystemC models with Emulation validation.


View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.