Ando Ki, Dynalith Systems 2015-04-28T07:22:46+00:00
Speaker: Ando Ki, R&D Director
Organisation: Dynalith Systems
Presentation Title: FPGA‐based transaction‐level verification through de facto standard interfaces
Abstract Fast functional verification is a key part of successful SoC , while design to be
integrated into SoC is getting bigger and complex and this makes verification
process slower and difficult. To deal with this mismatch, FPGA‐based
verification is widely adopted and it includes simulation acceleration and
prototyping. This talk gives FPGA‐based verification methods that use de
facto standard interfaces such as USB3.0/2.0 and PCI‐Express between FPGA
and the host computer. This environment supports cycle‐based simulation,
where HDL simulator runs on the host computer along with DUT (Design
Under Test) in the FPGA. This environment also supports transaction‐based
co‐emulation, where BFM (Bus Functional Model) is used to interface
between DUT and host C program.
Biography Speaker is working for Dynalith since early 2000, in which he focused on
design and verification environment for SoC and embedded system including
FPGA‐based simulation accelerators and large‐scale prototyping systems.
Before joining Dynalith, he took part in development cache coherent
protocol and controllers for multi‐processor systems as a member of senior
researcher in ETRI.
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.