Andy Liu, AMD 2015-01-07T13:33:50+00:00


Name: Andy Liu
Designation: Senior Verification Engineer
Title: Horizontally and Vertically Reusable AMBA Fabric UVM Environment with AMBA SVT VIP

Abstract:  This presentation describes a vertically and horizontally reusable AMBA fabric UVM environment with Synopsys AMBA SVT VIPs. Three AMBA fabric verification reuse challenges are discussed and solved. First is how to connect the DUT and AMBA VIP; second is how to support the UVM Register Abstraction Layer (RAL) sequence with AMBA VIP; third is how to dynamically configure the AMBA functional coverage. A debug method with AMBA VIP debug tool protocol analyzer is also introduced, it is especially helpful to trace complicated AXI transactions like out of order, read and write wrap and interleave.


Biography:  Andy Liu, a Senior Verification Engineer from AMD, has over 6 years SOC/IP verification experience on video processing chip (Trident), x86 based chip (AMD), arm based chip (AMD). He works with AMD global verification methodology team to promote verification standardization, automation, metrics driven analysis to reduce verification costs, and presents an UVM innovation method at AMD 2014 internal technical conference.  He has 3 years project experience on Synopsys AMBA VIP, and publishes an UVM solution paper in SNUG 2014. He received Bachelor and Master Degrees in Electronic Engineering from Hua Zhong University of Science and Technology.


View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.