Mike Bartley, Test and Verification Solutions Ltd 2015-01-07T13:38:09+00:00

TVS Logo (New)

Name:Mike Bartley
Designation:CEO and Founder
Title:Experiences of ARM Based Soc Verification

Abstract:  Changes in SoC design practices over recent years (e.g. multiple CPUs, clock and power domains, more IP blocks) and the increased amount of software has increased the scope for bugs

  • Unexpected access conflict between shared resources

  • Complexities arising out of interaction between subsystems which were verified stand alone

  • Cache coherency in multi-core system

  • Interrupt connectivity and Priority scheme

  • Arbitration priority related issues and access dead-locks

  • Unexpected HW/SW sequencing

  • Exception handling conflicts and priority scheme

  • Multiple power domain region, clock domain crossing

  • Multiple reset and clock region

In this presentation we classify the bugs into three categories which should be the key focus areas for any SoC verification activity:

  • Checking the integration between the various building block components

  • Verifying the sanity of the glue logic

  • Verifying the system level functionality

This paper outlines some of the key methodologies applied to a generic ARM-based SoC architecture to provide a more effective, efficient SoC verification strategy.


Biography:  Mike Bartley has a PhD in Mathematics from Bristol University, an MSc in Software Engineering, an MBA from the Open University and over 25 years of experience in software testing and hardware verification.  He has built and managed state-of-the-art test and verification teams in a number of companies who still use the methodologies he established.  Since founding TVS in 2008 he has grown the company to over 100 employees worldwide.

Dr Bartley is Chair of both the Bristol branch of the British Computer Society and the West of England Bristol Local Enterprise Partnership (LEP).  He has had over 50 articles and presentations published on the subjects of hardware verification, software testing and outsourcing.


View the Presentation Materials:

The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.