David Hewson, Cray Ltd 2015-06-01T07:08:20+00:00

cray_logo

Name: David Hewson
Designation: Senior Engineering Manager
Title: Verifying Verification – Using Open Source to Roll Your Own

Abstract : The availability of commodity computer hardware where a core could cost under £50 and the power of open source simulation tools now allow a cost effective approach to mutation testing.  Simulation tools such as verilator and batch systems such as grid engine allow for large scale simulation clusters to be created and allow an approach to mutation testing which doesn’t require costly EDA tools.  We have leveraged other open source tools for parsing and modifying RTL source code to inject errors into the design and then used the simulation cluster to check that the verification suite correctly detects it.

Biography: David Hewson is a Senior Engineer Manager at Cray Ltd.  With over 25 years’ experience in high performance networking, David is currently a member of Cray’s European research and development centre. Previously he was a founder at Gnodal, a Bristol based Ethernet switch manufacturer and was responsible for software development and ASIC verification.  Before this he was a key member of the team which developed high performance network products at Quadrics and Meiko and worked on the software architecture for ultra-low latency interconnects encompassing the whole product lifecycle. David graduated from Durham University in 1985 with a first class honours degree in Mathematics.

DVClub Presentation                                                                                                                               Video Presentation

 

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.