Mark Carey, Mentor Graphics 2015-03-05T16:49:03+00:00

mentor-logo

Name:Mark Carey
Designation:Technical Marketing Engineer
Title:HW / SW Performance Analysis using Virtual Prototyping Technologies

Abstract:
With Software development dominating modern SoC development schedule and cost, validating software in hardware context has become a centrepiece of SoC Design and Verification flow. Virtual prototyping solutions are revolutionizing embedded platform-based designs by offering a tightly coupled HW/SW debug, functional verification and performance analysis capabilities that are changing the traditional design paradigm. These include observing the behaviour of the platform’s software in a non-intrusive manner (without introducing any observation effects), and providing a continuous flow from ESL to RTL.

This session will illustrate the level of control, visibility and analysis capabilities available on a “pure” and “hybrid” virtual prototypes to meet the SoC functionality and performance goals.

Biography:
Mark started his career at Mentor Graphics as a software developer before moving into a technical marketing position within the Embedded Software division. Mark has experience and expertise in several areas including HDL Design, Requirement Management and Virtual Prototyping. Mark holds a BSc in Software Engineering from De Montfort University, Leicester, UK.

 

View the Presentation Materials:

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.